PG110-A00

GP108 64Bit GDDR5 X32 HDMI/DP + DVI-D/DP

TABLE OF CONTENTS

Page Description

- Table of Contents
- Block Diagram
- PCI Express
- **GPU Frame Buffer**
- FBA bits 31..00
- FBA bits 63..32
- NVVVD Decoupling
- FBVDDQ and 1V8 Decoupling
- IFPAB DL-DVI
- 10 IFPA DP
- IFPB DP/HDMI 11
- JTAG,GPIO&XTAL 12
- 13 ROM & STRAPS
- 14 Power Sequence
- 15 POWER:1V8 & 5V
- POWER: NV3V3, NV12V
- 17 POWER:PEX_VDD
- POWER:FBVDDQ
- POWER:NVVDD 19
- 20 POWER:NVVDD
- 21 Mechanical



GALAXY

<a>ASSEMBLY_DESCRIPTION>
Table of Contents ALL INVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED 'AS IS: THE MATERIALS MAY LONG IN NOWN AND UNKNOWN VIOLATIONS OR DEVALTIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NUPLE WARRANTES, EXPRESSED, MPLED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND SPECIFICATIONS AND ANALYSE INCLUDING, OF THE MATERIALS OR OTHERWISE, AND ANALYSE INCLUDING, OF ANALYSE INCLUDING DEVELOPMENT OF MATERIALS AND ANALYSE INCLUDING, OF THE MATERIALS OR OF ANALYSE INCLUDING, OF THE MATERIALS OR ANALYSE INCLUDING, OF ANALYSE INCLUDING DEVELOPMENT OF THE MATERIALS OF THE MATERIAL PROPERTY NOTE: This document contains information property to Galaxy Microsystems (HK) Ltd.







































